FIR Digital Filter Design with Python and Verilog
ÀÌ Ã¥Àº FIR µðÁöÅÐ ÇÊÅ͸¦ ¼³°èÇÏ´Â ¹æ¹ýÀ» ±â¼úÇØ ³õÀº ¼ÀûÀÌ´Ù. IC ¼³°è¿¡¼ ÇÊ¿äÇÑ ÃÖ¼Ò Å©±âÀÇ µðÁöÅÐ ÇÊÅ͸¦ ¾î¶»°Ô ±¸ÇöÇÏ´ÂÁö Python ¾ð¾î¿Í Verilog ¾ð¾î¸¦ ÅëÇØ Á÷Á¢ ÀÛ¼ºÇØ º¼ ¼ö ÀÖµµ·Ï ±¸¼ºÇÏ¿´°í iverilog ¿Í gtkwave ¸¦ ÅëÇØ ±× °á°ú¸¦ compile ÇÏ°í simulation ÇØ º¼ ¼ö ÀÖµµ·Ï ÇÏ¿´´Ù.